Silicide based integration approach for fabricating highly reliable, hermitically sealed on-chip, low form factor-microfluidics for 3D IC cooling applications

C, Hemanth Kumar and Bonam, S and Vanjari, Siva Rama Krishna and Singh, Shiv Govind (2018) Silicide based integration approach for fabricating highly reliable, hermitically sealed on-chip, low form factor-microfluidics for 3D IC cooling applications. In: IEEE CPMT Symposium Japan (ICSJ), 19-21 November 2018, Japan.

Full text not available from this repository. (Request a copy)

Abstract

In this paper, we demonstrate a novel approach for fabrication of hermitically sealed, highly reliable on-chip microfluidic channel by utilizing Titanium silicide as a bonding interface between glass and silicon. Microfluidic channel etched on silicon was bonded to Titanium coated glass wafer by forming Titanium Silicide interface. This interface is formed using thermocompression bonding carried at an optimized temperature of 3800C and pressure of 0.2 MPa. Bond strength, scanning acoustic microscopy (SAM cross sectional scanning electron microscopy (XSEM) and dicing analyses carried out on the bonded samples indicate a highly reliable bonding interface. This CMOS compatible vertical integration process can be potentially utilized for heterogeneous integration primarily targeted towards on-chip cooling for three dimensional integrated circuits (3D-IC’s) and low form factor Lab-on-Chip microfluidic platforms.

[error in script]

IITH Creators: