EFFICIENT DESIGN TECHNIQUES FOR SUBTHRESHOLD MODE MULTI STANDARD LOW NOISE AMPLIFIER

A R, Aravinth Kumar and Dutta, Asudeb (2016) EFFICIENT DESIGN TECHNIQUES FOR SUBTHRESHOLD MODE MULTI STANDARD LOW NOISE AMPLIFIER. PhD thesis, Indian Institute of Technology Hyderabad.

Text
EE10P001.pdf - Submitted Version
Restricted to Repository staff only until August 2016.
Download (9MB) | Request a copy

Abstract

The primary objective of this research work is the development of an efficient reconfigurable low noise amplifier (LNA) architecture with minimal cost, low power consumption and less design complexity for self-sustainable short range wireless radio. Designing a fully on-chip CMOS LNA under ultra low power regime, becomes a multifold complex problem. At first the need is an accurate passive models and a simplified design methodology including passive device non-idealities. On this context, a compact analytical solution approach for LNA matching network design is formulated and a comprehensive comparative performance study of L, Pi and T match networks are addressed. Further, to achieve a low cost solution, novel subthershold mode narrowband (NB), wideband (WB) and reconfigurable LNA topologies are demonstrated. In narrowband, a passive loss aware area efficient new impedance transform optimized LNA is proposed and proven to be the best suitable architecture in low power regime. Further, a gate inductor assisted matching and a current reused noise cancellation techniques are introduced to solve the most critical, noise and bandwidth limitation of subthrosheld wideband LNA and demonstrated through theoretical analysis and measured results. Finally, an integrated single hardware component sharing reconfigurable NB-WB topology have been proposed and validated in Si-CMOS process to materialize the goal of self sustainable wireless sensor node for Internet of Thing (IoT) platform.

[error in script]

IITH Creators: