Modem design for DVB-S2

Babu, B Theresh and Sharma, G V V (2019) Modem design for DVB-S2. Masters thesis, Indian institute of technology Hyderabad.

[img]
Preview
Text
Mtech_Thesis_TD1414_2019.pdf

Download (3MB) | Preview

Abstract

The Need of providing high quality video transmission services like Direct-To-Home services was becoming a hot topic in the area of wireless communication. This imposes a huge demand in terms of high data rate and high quality of service in satellite video transmission inflicting strict constraints on the power and bandwidth efficiencies of the Physical Layer (PHY-layer) wireless communication systems. Much more extensive research was going on to fulfil these requirements. DVB-S2 standard was one among them. DVB-S2 standard is a 2003 version under the DVB project. In this, channel capacity has been achieved by employing LDPC codes as inner encoder and BCH codes as outer encoder. Which will meet the demands of channel capacity to near shannon limit. The total system of Channel encoder with BCH+LDPC coding, efficent mapping schemes of PSK and APSK, efficient transmission design techniques like Interleaving,Physica Layer Framing and Pulse shaping ,and a robust receiver synchronization block which will gives to hightly reliable communication over a noisy channel. In this thesis, main focus is on the implementation of modulator, demodulator,Channel Encoder and Decoder techniques as independent modules in particular for each transmitter block suitable demodulator block which is identified in the DVB-S2 standard will be designed and verified using the numerous simulations.Throughout the whole thesis wherever possible, all the subblock equations have been optimized and the key equations taken from various standard papers for implementation have been given in more understandable format. By using Berlekamp-Massey algorithm for BCH Decoding and standard BCH Encoding process, the perfomance of BCH codes was analyzed using SNR vs BER graph. For the case of LDPC codes message passing algorithm was used for decoding and standard encoding used , the performance of same is analyzed with SNR vs BER graph. The performance of PSK, APSK modulation schemes are analyzed using SNR vs BER graph simulations with an optimized way of demapping. The Efficient Transmitter Design Techniques listed in the standard i.e Interleaver, Physical Layer Framing and Pulse shaping are analyzed with SNR vs BER graph by taking QPSK mapping scheme. In Receiver Synchronization, each synchronization block have been implemented independently with BPSK/QPSK mapping schemes and analyzed with SNR vs BER performance. Results of all subblocks have been verified using the standard document

[error in script]
IITH Creators:
IITH CreatorsORCiD
Sharma, G V VUNSPECIFIED
Item Type: Thesis (Masters)
Uncontrolled Keywords: Channel coding, LDPC, BCH, APSK, PSK, Synchronization, Reliable communication
Subjects: Electrical Engineering
Divisions: Department of Electrical Engineering
Depositing User: Team Library
Date Deposited: 27 Jun 2019 09:50
Last Modified: 27 Jun 2019 09:50
URI: http://raiithold.iith.ac.in/id/eprint/5579
Publisher URL:
Related URLs:

    Actions (login required)

    View Item View Item
    Statistics for RAIITH ePrint 5579 Statistics for this ePrint Item