A Survey of Techniques for Architecting TLBs

Mittal, Sparsh (2016) A Survey of Techniques for Architecting TLBs. Concurrency and Computation: Practice and Experience. pp. 1-35. ISSN 1532-0626

Preview

Text (Author version)
2017_CPE_Mittal_SurveyTLB.pdf - Accepted Version
Download (1MB) | Preview

Abstract

“Translation lookaside buffer” (TLB) caches virtual to physical address translation information and is used in systems ranging from embedded devices to high-end servers. Since TLB is accessed very frequently and a TLB miss is extremely costly, prudent management of TLB is important for improving performance and energy efficiency of processors. In this paper, we present a survey of techniques for architecting and managing TLBs. We characterize the techniques across several dimensions to highlight their similarities and distinctions. We believe that this paper will be useful for chip designers, computer architects and system engineers.

[error in script]

IITH Creators: