Modeling Attacks Resilient Multiple PUF-CPRNG Architecture Design Methodology
Dheeraj, Agshare and Das, Pabitra and A, Kiran Kumar and Kalanadhabhatta, Srisubha and Acharyya, Amit (2022) Modeling Attacks Resilient Multiple PUF-CPRNG Architecture Design Methodology. In: 35th IEEE International System-on-Chip Conference, SOCC 2022, 5 September 2022through 8 September 2022, Belfast, Northern Ireland.
Text
Chip_Conference.pdf - Published Version Restricted to Registered users only Download (1MB) | Request a copy |
Abstract
In the present scenario of cryptographic protocols, Physical Unclonable Functions(PUF) is regarded as the primary primitive due to its properties like uniqueness, robustness, unclonability, and unpredictability which makes a system more secure random number generators for light-weight security applications. In this paper we are proposing a PUF based chaotic pseudo random number generator as Multiple PUF-CPRNG, which is more resilient to state-of-the-art modeling attacks like Logistic Regression, Becker Attack and Deep Neural Network. On comparing with other PUF based architecture like XOR-Arbiter PUF, Double Arbiter PUF (DAPUF) and Ring Oscillator PUF-CPRNG structure, the proposed architecture is more resilient to the above mentioned attacks. In this paper, accuracy of the predicting response bits of the proposed structure has been reduced with at least 3% in comparison to the state-of-the-art PUF architectures. While comparing with the hardware complexity we are reducing more than 5% in terms of FPGA resources. The proposed design also passed all 15 statistical randomness test described in NIST 800-22 Test Suite. © 2022 IEEE.
IITH Creators: |
|
||||
---|---|---|---|---|---|
Item Type: | Conference or Workshop Item (Paper) | ||||
Additional Information: | V. ACKNOWLEDGEMENT This work is partially supported by the Ministry of Electronics and Information Technology, Government of India. | ||||
Uncontrolled Keywords: | Arbiter PUF(APUF); chaotic pseudo random number generator(CPRNG); Double Arbiter PUF(DAPUF); Physical Unclonable Functions (PUF) | ||||
Subjects: | Electrical Engineering | ||||
Divisions: | Department of Electrical Engineering | ||||
Depositing User: | . LibTrainee 2021 | ||||
Date Deposited: | 04 Nov 2022 11:36 | ||||
Last Modified: | 04 Nov 2022 11:36 | ||||
URI: | http://raiithold.iith.ac.in/id/eprint/11160 | ||||
Publisher URL: | http://doi.org/10.1109/SOCC56010.2022.9908089 | ||||
OA policy: | https://iith.irins.org/profile/107582 | ||||
Related URLs: |
Actions (login required)
View Item |
Statistics for this ePrint Item |